

# MOS INTEGRATED CIRCUIT $\mu PD17P132$

## SMALL GENERAL-PURPOSE 4 BIT SINGLE-CHIP MICROCONTROLLER

The  $\mu$ PD17P132 is a one-time PROM version of the  $\mu$ PD17132, in which the internal masked ROM of the  $\mu$ PD17132 is replaced with a one-time PROM that can be written to just once.

Since user programs can be written to the PROM, this microcontroller is suited for program evaluation and small-lot production of the  $\mu$ PD17120/ $\mu$ PD17132, or for program evaluation of the  $\mu$ PD17132(A).

The following user's manual completely describes the functions of the  $\mu$ PD17P132. Be sure to read it before designing an application system.

 $\mu$ PD17120 Sub-Series User's Manual: IEU-1367

#### **FEATURES**

• 17K architecture : General registers

• Upward compatible with the  $\mu$ PD17120

• Pin compatible with the  $\mu$ PD17132 (except for PROM programming function)

Internal one-time PROM: 2K bytes (1024 × 16 bits)

• Supply voltage :  $V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$ 

#### **ORDERING INFORMATION**


Part number Package	
μPD17P132CS	24-pin plastic shrink DIP (300 mil)
μPD17P132GT	24-pin plastic SOP (375 mil)

The information in this document is subject to change without notice.



## **PIN CONFIGURATION (TOP VIEW)**

## (1) Normal operating mode




Cino-Cin $_3$ : Comparator input  $\underline{P0E_0}$ ,  $\underline{P0E_1}$ : Port 0EGND: Ground: RESET: Reset input

INT : External interrupt input SCK : Serial clock input/output

OSCo-OSC1: System clock oscillation SI : Serial data input
P0Ao-P0A3 : Port 0A SO : Serial data output
P0Bo-P0B3 : Port 0B TMOUT : Timer output



## (2) Program memory write/verify mode



CLK : Address update clock input MDo-MD3: Operation mode selection input

GND: Ground VPP: Programming power supply


Caution Symbols in parentheses denote processing for pins not used in the program memory write/verify mode.

L: Connect these pins separately to the GND pin through pull-down resistors.

Open: Nothing should be connected on these pins.



#### **BLOCK DIAGRAM**



RemarkThe terms CMOS and N-ch in parentheses indicate the output form of the port.

CMOS: CMOS push-pull output
N-ch: N-channel open-drain output



## **CONTENTS**

1.	PIN F	UNCTIONS	6
	1.1	NORMAL OPERATION MODE	6.
	1.2	PROGRAM MEMORY WRITE/VERIFY MODE	7
	1.3	PIN EQUIVALENT CIRCUIT	8
	1.4	HANDLING UNUSED PINS	1.1.
	1.5	NOTES ON USE OF THE RESET AND INT PINS (FOR NORMAL OPERATION MODE	
		ONLY)	1.2
2.	DIFFE	RENCES BETWEEN THE $\mu$ PD17P132, $\mu$ PD17120, AND $\mu$ PD17132	13
3.	WRIT	ING TO AND VERIFYING ONE-TIME PROM (PROGRAM MEMORY)	14
	3.1	PROGRAM MEMORY WRITE/VERIFY MODES	14
	3.2	WRITING TO PROGRAM MEMORY	15
	3.3	READING PROGRAM MEMORY	1.6.
4.	ELEC	TRICAL CHARACTERISTICS	17
5.	CHAF	ACTERISTIC CURVES (FOR REFERENCE)	26
6.	PACK	AGE DRAWINGS	27
7.	RECO	MMENDED SOLDERING CONDITIONS	29
ΑP	PENDI	X A $\mu$ PD17120 SUB-SERIES PRODUCTS LIST	30
ΑP	PENDI	X B DEVELOPMENT TOOLS	31



## 1. PIN FUNCTIONS

## 1.1 NORMAL OPERATION MODE

Pin No.	Pin name	Function	Output	At reset
1	GND	Ground	-	-
2	OSC <sub>1</sub> OSC <sub>0</sub>	For system clock oscillation. Connect a resistor between OSC <sub>0</sub> and OSC <sub>1</sub> .	-	-
4	RESET	System reset input pin	-	Input
5 to 8	P0A <sub>0</sub> to P0A <sub>3</sub>	Port 0A  · 4-bit input/output port  · Input/output setting allowed in units of 1 bit	CMOS push-pull	Input
9 to 12	P0Bo to P0B <sub>3</sub>	Port 0B  · 4-bit input/output port  · Input/output setting allowed in units of  4 bits	CMOS push-pull	Input
13 to 16	P0Co/Cino to P0C <sub>3</sub> /Cin <sub>3</sub>	Port 0C. Analog voltage is supplied to the comparator through these pins.  • P0C <sub>0</sub> - P0C <sub>3</sub> • 4-bit input/output port  • Input/output setting allowed in units of 1 bit  • Cin <sub>0</sub> - Cin <sub>3</sub> • Analog input for the comparator	CMOS push-pull	Input (P0C)
17	INT	External interrupt request or sensor signal	_	Input
18 19 20 21	P0D <sub>0</sub> /SCK P0D <sub>1</sub> /SO P0D <sub>2</sub> /SI P0D <sub>3</sub> /TMOUT	Pin for port 0D, timer carry output, serial data input, serial data output, and serial clock input/output  POD0 - POD3  - 4-bit input/output port  - Input/output setting allowed in units of 1 bit  SCK  - Serial clock input/output  SO  - Serial data output  SI  - Serial data input  TMOUT  - Timer output	N-ch open drain	Input (P0D)
22 23	P0Eo P0E1/Vref	Port 0E. Reference voltage is supplied to the comparator through these pins.  Withstand voltage of P0E1 is VDD (MAX.).  P0E0 and P0E1  2-bit input/output port  Input/output setting allowed in units of 1 bit  Vref  Input of external reference voltage for the comparator	N-ch open drain	Input (P0E)
24	V <sub>DD</sub>	Power supply pin		_



## 1.2 PROGRAM MEMORY WRITE/VERIFY MODE


Pin No.	Pin name	Function	Input/output
1	GND	Ground	_
2	CLK	Input pin for address update clocks used when writing to program memory or verifying its contents	Input
5 to 8	MD <sub>0</sub> to MD <sub>3</sub>	Input pins that select an operation mode when writing to program memory or verifying its contents	Input
9 to 16	D <sub>0</sub> to D <sub>7</sub>	Input/output pins for 8-bit data used when writing to program memory or verifying its contents	Input/output
17	VPP	Voltage (+12.5 V) is applied to this pin when writing to program memory or verifying its contents.	-
24	V <sub>DD</sub>	Power supply pin. +6 V is applied to this pin when writing to program memory or verifying its contents.	-




## 1.3 PIN EQUIVALENT CIRCUIT

Below are simplified diagrams of the input/output circuits for each pin.

## (1) P0A<sub>0</sub> to P0A<sub>3</sub>, P0B<sub>0</sub> to P0B<sub>3</sub>




## (2) POC o/Cino to POC 3/Cins






## (3) P0D<sub>0</sub> to P0D<sub>3</sub>




## (4) P0E<sub>0</sub>






## (5) P0E 1/Vef



## (6) INT



## (7) RESET





#### **★ 1.4 HANDLING UNUSED PINS**

In normal operation mode, connect unused pins as follows:

**Table 1-1 Handling Unused Pins** 

Pin		D:-	Recommended conditions and handling				
	PIN		Internal	External			
Port	Input mode	POA, POB, POC, POD, POE	_	Connect to V <sub>DD</sub> or ground through resistors for each pin.Note 1			
	Output mode	P0A, P0B, P0C (CMOS ports)	_	Leave open.			
		P0D, P0E (N-ch open- drain port)	Outputs low level to pins.				
Exte	rnal inter	rupt (INT)Note 2	_	Connect directly to ground.			
RESETNote 3 (when only the built-in power-on/power-down reset function is used)		•	_	Connect directly to VDD.			

- Notes 1. When a pin is pulled up to VDD (connected to VDD through a resistor) or pulled down to ground (connected to ground through a resistor) outside the chip, take the driving capacity and maximum current consumption of a port into consideration. When using high-resistance pull-up or pull-down resistors, apply appropriate countermeasures to ensure that noise is not attracted by the resistors. Although the optimum pull-up or pull-down resistor varies with the application circuit, in general, a resistor of 10 to 100 kilohms is suitable.
  - 2. Since the INT pin is also used for setting the test mode, connect it directly to ground when the pin is not used.
  - 3. When designing an application circuit which requires high reliability, be sure to design a circuit to which an external RESET signal can be input. Since the RESET pin is also used for setting the test mode, connect it to V<sub>DD</sub> directly when not used.

Caution To fix the I/O mode and output level of a pin, it is recommended that they should be specified repeatedly within a loop in a program.



#### 1.5 NOTES ON USE OF THE RESET AND INT PINS (FOR NORMAL OPERATION MODE ONLY)


The  $\overline{\text{RESET}}$  and INT pins have the test mode selecting function for testing the internal operation of the  $\mu\text{PD17P132}$  (IC test), besides the functions shown in **Section 1.1**.


Applying a voltage exceeding V DD to the  $\overline{\text{RESET}}$  and/or INT pin causes the  $\mu$ PD17P132 to enter the test mode. When noise exceeding V DD comes in during normal operation, the device is switched to the test mode.

For example, if the wiring from the  $\overline{\text{RESET}}$  or INT pin is too long, noise may be induced on the wiring, causing this mode switching.

When installing the wiring, lay the wiring in such a way that noise is suppressed as much as possible. If noise yet arises, use an external part to suppress it as shown below.

Connect a diode with low rVbetween the pin
 Connect a capacitor between the pin and DV.







## 2. DIFFERENCES BETWEEN THE $\mu$ PD17P132, $\mu$ PD17120, AND $\mu$ PD17132

The  $\mu$ PD17P132 is a one-time PROM version of the  $\mu$ PD17132, in which the internal masked ROM is replaced with a one-time PROM.

Table 2-1 lists the differences between the  $\mu$ PD17P132,  $\mu$ PD17120, and  $\mu$ PD17132. The  $\mu$ PD17P132 has the same CPU functions and internal peripheral hardwares as those of  $\mu$ PD17120 and  $\mu$ PD17132 except for its program memory, program memory size, data memory size, operating frequency range, electrical characteristics, and mask option. The  $\mu$ PD17P132 can be used for evaluation of programs during  $\mu$ PD17120/ $\mu$ PD17132 system development.

Table 2-1 Differences between the  $\mu$ PD17P132,  $\mu$ PD17120, and  $\mu$ PD17132

Item	μPD17P132	μPD17120	μPD17132
Program memory (ROM)	One-time PROM	Masked ROM	
	2K bytes (1024 × 16 bits) (0000H - 03FFH)	1.5K bytes (768 × 16 bits) (0000H - 02FFH)	2K bytes (1024 × 16 bits) (0000H - 03FFH)
Data memory (RAM)	111 × 4 bits	64 × 4 bits	111 × 4 bits
Pull-up resistors of P0D, P0E, and RESET pins	Not provided	Mask option	
V <sub>PP</sub> and operation mode selection pins	Provided	Not provided	
Comparator	Provided	Not provided	Provided
Withstand voltage of the P0E <sub>1</sub> pinNote	V <sub>DD</sub>	9 V	V <sub>DD</sub>
Quality grade	Standard		<ul> <li>Standard (μPD17132)</li> <li>Special (μPD17132(A))</li> </ul>

**Note** The P0E<sub>1</sub> pin of the  $\mu$ PD17132 or  $\mu$ PD17P132 is an N-ch open-drain I/O pin. However, the pin cannot be used as an intermediate-withstand-voltage port pin because this pin is also used as the V ref pin.

Caution Although a PROM product is highly compatible with a masked ROM product in respect of functions, they differ in internal ROM circuits and part of electrical characteristics.

Before changing the PROM product to the masked ROM product in an application system, evaluate the system carefully using the masked ROM product.



#### 3. WRITING TO AND VERIFYING ONE-TIME PROM (PROGRAM MEMORY)

The  $\mu$ PD17P132's internal program memory consists of a 1024  $\times$  16 bit one-time PROM.

Writing to the one-time PROM or verifying the contents of the PROM is accomplished using the pins shown in the table below. Note that address inputs are not used; instead, the address is updated using the clock input from the CLK pin.

Table 3-1 Pins Used When Writing to Program Memory or Verifying Its Contents

Pin name	Function
VPP	Voltage (+12.5 V) is applied to this pin when writing to program memory or verifying its contents.
VDD	Power supply pin. +6 V is applied to this pin when writing to program memory or verifying its contents.
CLK	Input pin for address update clocks used when writing to program memory or verifying its contents.  Input of four pulses to this pin updates the address of the program memory.
MDo - MD3	Input pins that select an operation mode when writing to program memory or verifying its contents
Do - D7	Input/output pins for 8-bit data used when writing to program memory or verifying its contents

#### 3.1 PROGRAM MEMORY WRITE/VERIFY MODES

If +6 V is applied to the V DD pin and +12.5 V is applied to the V PP pin after a certain duration of reset status  $(V_{DD} = 5 \text{ V}, \overline{\text{RESET}} = 0 \text{ V})$ , the  $\mu$ PD17P132 enters program memory write/verify mode. A specific operating mode is then selected by setting the MD  $_0$  through MD $_3$  pins as follows. Connect each pin not listed in Table 3-1 to ground through a pull-down resistor. (However, the OSC  $_0$  pin must be left open.)

For details, see PIN CONFIGURATION (2).

Table 3-2 Specification of Operating Modes

	Ope	rating mod	le specifica	tion	Operating mode		
V <sub>PP</sub>	$V_{DD}$	MD₀	MD <sub>1</sub>	MD <sub>2</sub>	MDз	operating mode	
		Н	L	Н	L	Program memory address clear mode	
+12.5 V	+12.5 V +6 V		Н	Н	Н	Write mode	
112.5 V	10 0	L	L	Н	Н	Verify mode	
		Н	×	Н	Н	Program inhibit mode	

Remark x: Don't care. L (low) or H (high)




#### 3.2 WRITING TO PROGRAM MEMORY

The procedure for writing to program memory is described below; high-speed write is possible.

- (1) Pull low the levels of all unused pins to GND by means of resistors (the OSC ₀ pin is left open). Bring CLK to low level.
- (2) Apply 5 V to V DD and bring VPP to low level.
- (3) Wait 10  $\mu$ s. Then apply 5 V to V<sub>PP</sub>.
- (4) Set the mode selection pins to program memory address clear mode.
- (5) Apply 6 V to V DD and 12.5 V to V PP.
- (6) Select program inhibit mode.
- (7) Write data in 1-ms write mode.
- (8) Select program inhibit mode.
- (9) Select verify mode. If the write operation is found successful, proceed to step (10). If the operation is found unsuccessful, repeat steps (7) to (9).
- (10) Perform additional write for X (number of repetitions of steps (7) to (9))  $\times$  1 ms.
- (11) Select program inhibit mode.
- (12) Increment the program memory address by one on reception of four pulses on the CLK pin.
- (13) Repeat steps (7) to (12) until the last address is reached.
- (14) Select program memory address clear mode.
- (15) Apply 5 V to the V DD and VPP pins.
- (16) Turn power off.

A timing chart for program memory writing steps (2) to (12) is shown below.






#### 3.3 READING PROGRAM MEMORY

- (1) Pull low the levels of all unused pins to GND by means of resistors (the OSC ₀ pin is left open). Bring CLK to low level.
- (2) Apply 5 V to V DD and bring VPP to low level.
- (3) Wait 10  $\mu$ s. Then apply 5 V to V<sub>PP</sub>.
- (4) Set the mode selection pins to program memory address clear mode.
- (5) Apply 6 V to V DD and 12.5 V to V PP.
- (6) Select program inhibit mode.
- (7) Select verify mode. Data is output sequentially one address at a time for every four input clock pulses on the CLK.
- (8) Select program inhibit mode.
- (9) Select program memory address clear mode.
- (10) Apply 5 V to the V DD and VPP pins.
- (11) Turn power off.

A timing chart for program memory reading steps (2) to (9) is shown below.





#### **★ 4. ELECTRICAL CHARACTERISTICS**

## ABSOLUTE MAXIMUM RATINGS (TA = 25 °C)

Parameter	Symbol		Conditions	Rated value	Unit		
Power supply voltage	V <sub>DD</sub>			-0.3 to +7.0	V		
Input voltage	Vı	POA, POB, POC, POE <sub>1</sub> Note, INT, RESET		l <del></del>		-0.3 to V <sub>DD</sub> + 0.3	V
		P0D, P0E₀		-0.3 to +10.0	V		
Output voltage	Vo	P0A, P0B, P0C, P0E <sub>1</sub> Note -0.3 to V <sub>DD</sub> + 0.3		$-0.3$ to $V_{DD} + 0.3$	V		
		P0D, P0E₀		-0.3 to +10.0	V		
High-level output current	Іон	Each of P0A, P0B, and P0C		Each of P0A, P0B, and P0C		-5	mA
		Total of all output pins		-20	mA		
Low-level output current	Іог	Each of P0	A, P0B, and P0C	5	mA		
		Each of P0I	D and P0E	30	mA		
		Total of P0A	A, P0B, and P0C output	20	mA		
		Total of P0	D and P0E output pins	60	mA		
		Total of all	output pins	80	mA		
Operating ambient temperature	TA			-40 to +85	°C		
Storage temperature	Tstg			-65 to +150	°C		
Allowable dissipation	Pd	T <sub>A</sub> = 85 °C	Plastic shrink DIP	155	mW		
			Plastic SOP	95	mW		

**Note** The P0E<sub>1</sub> N-ch open-drain input/output pin cannot be used as an intermediate-withstand-voltage port pin.

Caution Absolute maximum ratings are rated values beyond which some physical damages may be caused to the product; if any of the parameters in the table above exceeds its rated value even for a moment, the quality of the product may deteriorate. Be sure to use the product within the rated values.

## **RECOMMENDED POWER VOLTAGE RANGE** (TA = -40 to +85 °C)

Parameter	Conditions	Min.	Тур.	Max.	Unit
CPU <sup>Note</sup>		2.7		5.5	V
Power-on/power-down reset circuit	Rising time of the power voltage (V <sub>DD</sub> = 0 $\rightarrow$ 2.7 V): 4096tcv or less	4.5		5.5	V

Note Excluding the power-on/power-down reset circuit

**Remark** tcy = 16/fcc (fcc: frequency of the system clock oscillator)



## **DC CHARACTERISTICS** ( $V_{DD} = 2.7 \text{ to } 5.5 \text{ V}, T_{A} = -40 \text{ to } +85 ^{\circ}\text{C}$ )

Parameter	Symbol		Condi	tions	Min.	Тур.	Max.	Unit
High-level input	V <sub>IH1</sub>	P0A, P	0B, P0C, P0D,	P0E	0.7V <sub>DD</sub>		V <sub>DD</sub>	V
voltage	V <sub>IH2</sub>	RESET	, SCK, SI, INT		0.8V <sub>DD</sub>		V <sub>DD</sub>	V
Low-level input	VIL1	P0A, P	0B, P0C		0		0.3V <sub>DD</sub>	V
voltage	V <sub>IL2</sub>	POD, P	0E, RESET, S	CK, SI, INT	0		0.2V <sub>DD</sub>	V
High-level input voltage  Low-level input		D0 4 D4	D D00	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$ $I_{OH} = -1.0 \text{ mA}$	V <sub>DD</sub> - 0.3			V
	Vон	PUA, PO	OB, POC	$V_{DD} = 2.7 \text{ to } 4.5 \text{ V}$ $I_{OH} = -0.5 \text{ mA}$	V <sub>DD</sub> - 0.3			V
		P0A, P0	0B, P0C,	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$ $I_{OL} = 1.0 \text{ mA}$			0.3	V
Low-level output	Vol1	POD, PO	DE	V <sub>DD</sub> = 2.7 to 4.5 V I <sub>OL</sub> = 0.5 mA			0.3	V
voltage	V	POD, PO	DE.	V <sub>DD</sub> = 4.5 to 5.5 V I <sub>OL</sub> = 15 mA			1.0	V
	Vol2	FUD, FU	JE	V <sub>DD</sub> = 2.7 to 4.5 V I <sub>OL</sub> = 15 mA			2.0	V
	Ішн	P0A, P0 VIN = V	0B, P0C, P0D,	P0E			3	μΑ
	LiiL	P0A, P0 VIN = 0	0B, P0C, P0D, V	P0E			-3	μΑ
	Ісон	P0A, P0 Vout =	0B, P0C, P0D, V <sub>DD</sub>	P0E			3	μΑ
•	Іьоь	P0A, P0 Vout =	0B, P0C, P0D, 0 V	P0E			-3	μΑ
			fcc = 2.0 MH	$z V_{DD} = 5 V \pm 10 \%$		2.0	4.0	mA
		•		V <sub>DD</sub> = 3 V ±10 %		1.0	2.5	mA
	I <sub>DD1</sub>	Oper- ating	fcc = 1.0 MH	$V_{DD} = 5 V \pm 10 \%$		1.2	2.4	mA
		mode		V <sub>DD</sub> = 3 V ±10 %		0.7	2.2	mA
			fcc = 500 kH	$V_{DD} = 5 V \pm 10 \%$		1.0	2.0	mA
				V <sub>DD</sub> = 3 V ±10 %		0.5	2.0	mA
current <sup>ivote</sup>			fcc = 2.0 MH	$V_{DD} = 5 V \pm 10 \%$		1.7	3.5	mA
				V <sub>DD</sub> = 3 V ±10 %		0.9	2.4	mA
	I <sub>DD2</sub>	HALT	fcc = 1.0 MH	$V_{DD} = 5 V \pm 10 \%$		1.0	2.0	mA
	1002	mode		V <sub>DD</sub> = 3 V ±10 %		0.6	2.1	mA
			fcc = 500 kH	z V <sub>DD</sub> = 5 V ±10 %		0.8	1.6	mA
				V <sub>DD</sub> = 3 V ±10 %		0.5	2.0	mA
	le	STOP	V <sub>DD</sub> = 5 V ±	10 %		3.0	10	μΑ
	IDD3	mode	V <sub>DD</sub> = 3 V ±	10 %		2.0	10	μΑ

Note This current excludes the current which flows through the comparator.




## AC CHARACTERISTICS (VDD = 2.7 to 5.5 V, TA = -40 to +85 °C)


Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
CPU clock cycle time (instruction execution time)	tcy		6.6		41	μs
INT high/low level width (external interrupt input)	tinth, tintl	V <sub>DD</sub> = 4.5 to 5.5 V	10 50			μs μs
RESET low level width	trsl	V <sub>DD</sub> = 4.5 to 5.5 V	10			μs
			50			μs

**Remark** tcy = 16/fcc (fcc: frequency of system clock oscillator)

## Interrupt Input Timing



## RESET Input Timing







**SERIAL TRANSFER OPERATION** (V<sub>DD</sub> = 2.7 to 5.5 V,  $T_A = -40$  to +85 °C)

Parameter	Symbol		Conditions		Min.	Тур.	Max.	Unit
SCK cycle time	tĸcy	Input	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$		2.0			μs
					10			μs
		Output	$R_L = 1 \text{ k}\Omega$ , $C_L = 100 \text{ pF}$	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	8.0			μs
		Oui			16			μs
SCK high/low level	<b>t</b> кн,	Input	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$		1.0			μs
width	<b>t</b> KL				5.0			μs
		utput	$R_L = 1 \text{ k}\Omega$ , $C_L = 100 \text{ pF}$	V <sub>DD</sub> = 4.5 to 5.5 V	tксу/2-0.6			μs
		Out			tксу/2-1.2			μs
SI setup time (with respect to SCK1)	<b>t</b> sık				100			ns
SI hold time (with respect to SCK1)	tĸsı				100			ns
Delay from SCK↓ to	tĸso	RL =	= 1 kΩ, C <sub>L</sub> = 100 pF	V <sub>DD</sub> = 4.5 to 5.5 V			0.8	μs
SO							1.4	μs

Remark RL and CL are a resistive load and a capacitive load for the output line.



## Serial transfer timing





## **POWER-ON/POWER-DOWN RESET CIRCUIT CHARACTERISTICS** A = -40 to +85 °C)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Power voltage rise time when power-on reset is valid	tpor	$V_{DD} = 0 \rightarrow 2.7 \text{ V}$ Rising must start at 0 V.			4096tcy	μs
Voltage for power- down reset circuit	VPDR	When PDRESEN = 1		3.5	4.5	V

Remark tcy = 16/fcc (fcc: frequency of the system clock oscillator)



## **COMPARATOR CHARACTERISTICS**( $V_{DD} = 2.7 \text{ to } 5.5 \text{ V}, T_{A} = -40 \text{ to } +85 ^{\circ}\text{C}$ )

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Comparator input voltage range	Vain	Cino - Cin3, Vref	0		V <sub>DD</sub>	٧
ResolutionNote 1		V <sub>DD</sub> = 4.5 to 5.5 V		10	50	mV
nesolution					100	mV
Response time		Note 2			2tcy	μs


- Notes 1. Also applied to the condition that the internal reference voltage is used.
  - 2. Time required for storing the comparison result in CMPRSLT after execution of the comparator start instruction (execution time not included). (16  $\mu$ s, when fcc = 2 MHz)

**Remark** tcy = 16/fcc (fcc: frequency of the system clock oscillator)

## SYSTEM CLOCK OSCILLATOR CHARACTERISTICS ( $T_A = -40 \text{ to } +85 \text{ }^{\circ}\text{C}$ )

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
System clock	fcc	$V_{DD}$ = 4.5 to 5.5 V, Rosc = 10 k $\Omega$	1.6	2	2.4	MHz
oscillation		$V_{DD}$ = 4.5 to 5.5 V, Rosc = 24 k $\Omega$	0.8	1	1.2	MHz
frequency		$V_{DD}$ = 2.7 to 5.5 V, Rosc = 24 k $\Omega$	0.6	1	1.2	MHz
		$V_{DD}$ = 2.7 to 3.3 V, Rosc = 51 k $\Omega$	400	500	600	kHz

Caution Error of resistance is not considered in the conditions.





## DC PROGRAMMING CHARACTERISTIC\$VDD = 6.0 $\pm$ 0.25 V, VPP = 12.5 $\pm$ 0.5 V, TA = 25 °C)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Input voltage high	V <sub>IH1</sub>	Except CLK	0.7V <sub>DD</sub>		V <sub>DD</sub>	V
pat voltagog	V <sub>IH2</sub>	CLK	V <sub>DD</sub> - 0.5		V <sub>DD</sub>	V
Input voltage low	VIL1	Except CLK	0		0.3V <sub>DD</sub>	٧
put voltago ion	V <sub>IL2</sub>	CLK	0		0.4	V
Input leakage current	lu	VIN = VIL OF VIH			10	μΑ
Output voltage high	Vон	Iон = −1 mA	V <sub>DD</sub> -1.0			V
Output voltage low	Vol	IoL = 1.6 mA			0.4	V
V <sub>DD</sub> power supply current	loo				30	mA
V <sub>PP</sub> power supply current	Ірр	MD0 = VIL, MD1 = VIH			30	mA

Cautions 1. We must be under +13.5 V including overshoot.

2. Vbp must be applied before № on and must be off after № off.



## AC PROGRAMMING CHARACTERISTICS V<sub>DD</sub> = $6.0 \pm 0.25$ V, V<sub>PP</sub> = $12.5 \pm 0.5$ V, T<sub>A</sub> = 25 °C)


Parameter	Symbol	Note 1	Conditions	Min.	Тур.	Max.	Unit
Address setup time $^{\mbox{Note 2}}$ to $\mbox{MD0} \downarrow$	tas	tas		2			μs
MD1 setup time to MD0↓	t <sub>M1S</sub>	toes		2			μs
Data setup time to MD0↓	tos	tos		2			μs
Address hold time Note 2 to MD0↑	tан	tан		2			μs
Data hold time to MD0↑	tон	tон		2			μs
Delay from MD0 <sup>↑</sup> to data output float	<b>t</b> DF	<b>t</b> DF		0		130	ns
V <sub>PP</sub> setup time to MD3↑	tvps	tvps		2			μs
V <sub>DD</sub> setup time to MD3↑	tvps	tvcs		2			μs
Initial program pulse width	tpw	<b>t</b> pw		0.95	1.0	1.05	ms
Additional program pulse width	topw	<b>t</b> opw		0.95		21.0	ms
MD0 setup time to MD1↑	tmos	tces		2			μs
Delay from MD0↓ to data output	tov	tov	MD0 = MD1 = VIL			1	μs
MD1 hold time to MD0↑	t <sub>м1</sub> н	toeh		2			μs
MD1 recovery time to MD0↓	t <sub>M1R</sub>	tor	tm1H + tm1R ≥ 50 μs	2			μs
Program counter reset time	<b>t</b> PCR	_		10			μs
CLK input high, low level range	txH, txL	_		0.125			μs
CLK input frequency	fx	_				2	MHz
Initial mode set time	tı	_		2			μs
MD3 setup time to MD1↑	tмзs	_		2			μs
MD3 hold time to MD1↓	tмзн	_		2			μs
MD3 setup time to MD0↓	tмзsr	-	Read program memory	2			μs
Delay from address Note 2 to data output	<b>t</b> DAD	tacc	Read program memory			2	μs
Hold time from address Note 2 to data output	<b>t</b> HAD	tон	Read program memory	0		130	ns
MD3 hold time to MD0↑	tмзнк	_	Read program memory	2			μs
Delay from MD3↓ to data output float	<b>t</b> DFR	_	Read program memory			2	μs
Reset setup time	tres			10			μs

**Notes1.** Corresponding symbol for  $\mu$ PD27C256A (used for maintenance)


2. The internal address is incremented by one at the falling edge of the third clock (CLK) input.



#### Write program memory timing




## Read program memory timing




Remark The dashed line indicates high-impedance.




#### 5. CHARACTERISTIC CURVES (FOR REFERENCE)




Caution The absolute maximum rating of the current is 5 mA per pin.



Caution The absolute maximum rating of the current is 30 mA per pin. The input voltage or output voltage of the P0E 1 pin must not be higher than 1/0 + 0.3 V.



Caution The absolute maximum rating of the current is 5 mA per pin.





Caution The absolute maximum rating of the current is -5 mA per pin.



## 6. PACKAGE DRAWINGS

## 24 PIN PLASTIC SHRINK DIP (300 mil)





## NOTE

υI

1) Each lead centerline is located within 0.17 mm (0.007 inch) of its true position (T.P.) at maximum material condition.

Ν

СВ

2) Item "K" to center of leads when formed parallel.


D 🕀


ITEM	MILLIMETERS	INCHES
Α	23.12 MAX.	0.911 MAX.
В	1.78 MAX.	0.070 MAX.
С	1.778 (T.P.)	0.070 (T.P.)
D	0.50±0.10	$0.020^{+0.004}_{-0.005}$
F	0.85 MIN.	0.033 MIN.
G	3.2±0.3	0.126±0.012
Н	0.51 MIN.	0.020 MIN.
I	4.31 MAX.	0.170 MAX.
J	5.08 MAX.	0.200 MAX.
K	7.62 (T.P.)	0.300 (T.P.)
L	6.5	0.256
М	0.25 <sup>+0.10</sup> -0.05	0.010+0.004
N	0.17	0.007
R	0~15°	0~15°
		CO4C 70 200D 4


S24C-70-300B-1





## 24 PIN PLASTIC SOP (375 mil)











## NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
Α	15.54 MAX.	0.612 MAX.
В	0.78 MAX.	0.031 MAX.
С	1.27 (T.P.)	0.050 (T.P.)
D	$0.40^{+0.10}_{-0.05}$	$0.016^{+0.004}_{-0.003}$
Е	0.1±0.1	0.004±0.004
F	2.9 MAX.	0.115 MAX.
G	2.50	0.098
Н	10.3±0.3	$0.406^{+0.012}_{-0.013}$
1	7.2	0.283
J	1.6	0.063
K	$0.15^{+0.10}_{-0.05}$	$0.006^{+0.004}_{-0.002}$
L	0.8±0.2	$0.031^{+0.009}_{-0.008}$
М	0.12	0.005
N	0.15	0.006
Р	3°+7°	3°+7°

P24GM-50-375B-3



#### 7. RECOMMENDED SOLDERING CONDITIONS

The conditions listed below shall be met when soldering the  $\mu$ PD17P132.

For details of the recommended soldering conditions, refer to our document *SMD Surface Mount Technology Manual* (IEI-1207).

Please consult with our sales offices in case any other soldering process is used, or in case soldering is done under different conditions.

**Table 7-1 Soldering Conditions for Surface-Mount Devices** 

 $\mu$ PD17P132GT: 24-pin plastic SOP (375 mil)

Soldering process	Soldering conditions	Symbol
Infrared ray reflow	Peak package's surface temperature: 235 °C Reflow time: 30 seconds or less (at 210 °C or more) Maximum allowable number of reflow processes: 2 Exposure limit: 7 daysNote (20 hours of pre-baking is required at 125 °C afterward.) <cautions> (1) Do not start reflow-soldering the device if its temperature is higher than the room temperature because of a previous reflow soldering. (2) Do not use water for flux cleaning before a second reflow soldering.</cautions>	IR35-207-2
VPS	Peak package's surface temperature: 215 °C Reflow time: 40 seconds or less (at 200 °C or more) Maximum allowable number of reflow processes: 2 Exposure limit: 7 daysNote (20 hours of pre-baking is required at 125 °C afterward.) <cautions> (1) Do not start reflow-soldering the device if its temperature is higher than the room temperature because of a previous reflow soldering. (2) Do not use water for flux cleaning before a second reflow soldering.</cautions>	VP15-207-2
Wave soldering	Temperature in the soldering vessel: 260 °C or less Soldering time: 10 seconds or less Number of soldering process: 1 Preheating temperature: 120 °C max. (measured on the package surface) Exposure limit: 7 daysNote (20 hours of pre-baking is required at 125 °C afterward.)	WS60-207-1
Partial heating method	Terminal temperature: 300 °C or less Flow time: 3 seconds or less (for each side of device)	_

Note Exposure limit before soldering after dry-pack package is opened.

Storage conditions: Temperature of 25 °C and maximum relative humidity at 65 % or less

Caution Do not apply more than a single process at once, except for "Partial heating method."

Table 7-2 Soldering Conditions for Through Hole Mount Devices

 $\mu$ PD17P132CS: 24-pin plastic shrink DIP (300 mil)

Soldering process	Soldering conditions
Wave soldering (only for terminals)	Solder temperature: 260 °C or less Flow time: 10 seconds or less
Partial heating method	Terminal temperature: 300 °C or less Flow time: 3 seconds or less (for each terminal)

Caution In wave soldering, apply solder only to the terminals. Care must be taken that jet solder does not come in contact with the main body of the package.



## APPENDIX A $\,\mu$ PD17120 SUB-SERIES PRODUCTS LIST

Product name	μPD17120	μPD17132	μPD17P132	μPD17121	μPD17133	μPD17P133	
ROM capacity	Masked ROM	<u> </u>	One-time PROM	Masked ROM	<u> </u>	One-time PROM	
	1.5K bytes (768 × 16 bits)	2K bytes (1024 × 16 bits	s)	1.5K bytes (768 × 16 bits)	2K bytes (1024 × 16 bits)		
RAM capacity	64 × 4 bits	111 × 4 bits		64 × 4 bits	111 × 4 bits		
Number of input/ output port pins	19 (Input/outpu	ut pins: 18, Sei	nsor input pins	(INT pins): 1)			
External interrupt	1 (with sensor	input)					
Analog input	None	Comparators	s (4 channels)	None	Comparato	rs (4 channels)	
Timer	1 channel						
Serial interface	1 channel	1 channel					
Stack	Five address st	tacks and one i	nterrupt stack				
Power-on/power-down reset circuit	•	e used in an ap VDD is 5 V ±10 %	•	Built-in (Can be used in an application circuit where $V_{DD}$ is 5 V $\pm 10$ % and fx = 400 kHz to 4 MHz			
System clock	RC oscillation			Ceramic oscillation			
Instruction execution time	8 $\mu$ s at fcc = 2	MHz		2 μs at fx = 8 MHz			
Standby function	HALT, STOP						
Supply voltage	<ul> <li>VDD = 2.7 to 5.5 V</li> <li>VDD = 4.5 to 5.5 V (when the power-on/power-down reset function is used)</li> </ul>						
Package	24-pin plastic shrink DIP (300 mil)     24-pin plastic SOP (375 mil)						
One-time PROM product	μPD17P132		_	μPD17P133		_	

**Remark** The comparator can be used as a 4-bit A/D converter by software.



## APPENDIX B DEVELOPMENT TOOLS

The following support tools are available for developing programs for the  $\mu$ PD17P132.

## Hardware

Name	Description
In-circuit emulator  [IE-17K  IE-17K-ETNote 1  EMU-17KNote 2	The IE-17K, IE-17K-ET, and EMU-17K are in-circuit emulators applicable to the 17K series.  The IE-17K and IE-17K-ET are connected to the PC-9800 series (host machine) or IBM PC/AT <sup>TM</sup> through the RS-232-C interface. The EMU-17K is inserted into the extension slot of the PC-9800 series (host machine).  Use the system evaluation board (SE board) corresponding to each product together with one of these in-circuit emulators. SIMPLEHOST <sup>TM</sup> , a man machine interface, implements an advanced debug environment.  The EMU-17K also enables user to check the contents of the data memory in real time.
SE board (SE-17120)	The SE-17120 is an SE board for the $\mu$ PD17120 sub-series. It is used solely for evaluating the system. It is also used for debugging in combination with the in-circuit emulator.
Emulation probe (EP-17120CS)	The EP-17120CS is an emulation probe for the 17K series 24-pin shrink DIP (300 mil).  Use this emulation probe to connect the SE board to target system.
PROM programmer  AF-9703Note 3  AF-9704Note 3  AF-9705Note 3  AF-9706Note 3	The AF-9703, AF-9704, AF-9705, and AF-9706 are PROM programmers for the $\mu$ PD17P132. Use one of these PROM programmers with the program adapter, AF-9808M, to write a program into the $\mu$ PD17P132.
Program adapter (AF-9808MNote 3)	The AF-9808M is a socket unit for the $\mu$ PD17P132CS or $\mu$ PD17P132GT. It is used with the AF-9703, AF-9704, AF-9705, or AF-9706.

Notes 1. Low-end model, operating on an external power supply

- 2. The EMU-17K is a product of IC Co., Ltd. Contact IC Co., Ltd. (Tokyo, 03-3447-3793) for details.
- 3. The AF-9703, AF-9704, AF-9705, AF-9706, and AF-9808M are products of Ando Electric Co., Ltd. Contact Ando Electric Co., Ltd. (Tokyo, 03-3733-1151) for details.

\*



#### Software

Name	Description	Host machine	os		Distribution media	Part number
17K series assembler (AS17K)	AS17K is an assembler applicable to the 17K series. In developing µPD17P132 programs, AS17K is used in combination with a device file (AS17132).	PC-9800 series	MS-DOS <sup>TM</sup>		5.25-inch, 2HD	μS5A10AS17K
					3.5-inch, 2HD	μS5A13AS17K
		IBM PC/AT	PC DOS™		5.25-inch, 2HC	μS7B10AS17K
					3.5-inch, 2HC	μS7B13AS17K
Device file (AS17132)	AS17132 is a device file for the $\mu$ PD17132 and $\mu$ PD17P132. It is used together with the assembler (AS17K), which is applicable to the 17K series.	PC-9800 series	MS-DOS		5.25-inch, 2HD	μS5A10AS17120 Note
					3.5-inch, 2HD	μS5A13AS17120 Note
		IBM PC/AT	PC D	os	5.25-inch, 2HC	μS7B10AS17120 Note
					3.5-inch, 2HC	μS7B13AS17120 Note
Support software (SIMPLEHOST)	SIMPLEHOST, running on the Windows <sup>TM</sup> , provides manmachine-interface in developing programs by using a personal computer and the in-circuit emulator.	PC-9800 series	MS-DOS	Windows	5.25-inch, 2HD	μS5A10IE17K
					3.5-inch, 2HD	μS5A13IE17K
		IBM PC/AT	PC DOS		5.25-inch, 2HC	μS7B10IE17K
					3.5-inch, 2HC	μS7B13IE17K

Note  $\mu$ S×××AS17120 indicates the AS17120, AS17121, AS17132, and AS17133.

\* Remark The following table lists the versions of the operating systems described in the above table.

os	Versions			
MS-DOS	Ver. 3.30 to Ver. 5.00ANote			
PC DOS	Ver. 3.1 to Ver. 5.0Note			
Windows	Ver. 3.0 to Ver. 3.1			

Note MS-DOS versions 5.00 and 5.00A and PC DOS Ver. 5.0 are provided with a task swap function. This function, however, cannot be used in these software packages.



#### **Cautions on CMOS Devices**

## # Countermeasures against static electricity for all MOSs

#### Caution When handling MOS devices, take care so that they are not electrostatically charged.

Strong static electricity may cause dielectric breakdown in gates. When transporting or storing MOS devices, use conductive trays, magazine cases, shock absorbers, or metal cases that NEC uses for packaging and shipping. Be sure to ground MOS devices during assembling. Do not allow MOS devices to stand on plastic plates or do not touch pins. Also handle boards on which MOS devices are mounted in the same way.

#### \$ CMOS-specific handling of unused input pins

#### Caution Hold CMOS devices at a fixed input level.

Unlike bipolar or NMOS devices, if a CMOS device is operated with no input, an intermediate-level input may be caused by noise. This allows current to flow in the CMOS device, resulting in a malfunction. Use a pull-up or pull-down resistor to hold a fixed input level. Since unused pins may function as output pins at unexpected times, each unused pin should be separately connected to the VDD or GND pin through a resistor. If handling of unused pins is documented, follow the instructions in the document.

#### % Statuses of all MOS devices at initialization

#### Caution The initial status of a MOS device is unpredictable when power is turned on.

Since characteristics of a MOS device are determined by the amount of ions implanted in molecules, the initial status cannot be determined in the manufacture process. NEC has no responsibility for the output statuses of pins, input and output settings, and the contents of registers at power on. However, NEC assures operation after reset and items for mode setting if they are defined.

When you turn on a device having a reset function, be sure to reset the device first.



# SIMPLEHOST is a trademark of NEC Corporation. MS-DOS and Windows are trademarks of Microsoft Corporation. PC/AT and PC DOS are trademarks of IBM Corporation.

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or reexport of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customer must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices in "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact NEC Sales Representative in advance.

Anti-radioactive design is not implemented in this product.

M4 94.11